From the course: Learning Verilog for FPGA Development

Unlock the full course today

Join today to access over 22,700 courses taught by industry experts or purchase this course individually.

Simulation basics

Simulation basics - FPGA Tutorial

From the course: Learning Verilog for FPGA Development

Start my 1-month free trial

Simulation basics

“

- [Instructor] Now, it's time to learn how to create your own simulations. So first, here are some quick details about digital circuit simulation in Verilog. The purpose of a simulation is to verify the behavior of your circuit or modules, and it's one of the first automated means of debugging in the development process. A simulation requires a so-called test bench module, which is a regular Verilog module where you get to run the show. Inside a test bench module, the module or device under test, DUT for short, must be instantiated at least once. You must provide a sequence of input signals, and the simulator takes care of the rest, showing you the results in several ways, including a waveform viewer, step-by-step simulation, and a console interface.

Contents