Data center switch architecture in the age of merchant silicon

N Farrington, E Rubow, A Vahdat - 2009 17th IEEE Symposium …, 2009 - ieeexplore.ieee.org
2009 17th IEEE Symposium on High Performance Interconnects, 2009ieeexplore.ieee.org
Today, data center networks that scale to tens of thousands of ports require the use of highly-
specialized ASICs, with correspondingly high development costs. Simultaneously, these
networks also face significant performance and management limitations. Just as commodity
processors and disks now form the basis of computing and storage in the data center, we
argue that there is an opportunity to leverage emerging high-speed commodity merchant
switch silicon as the basis for a scalable, cost-effective, modular, and more manageable …
Today, data center networks that scale to tens of thousands of ports require the use of highly-specialized ASICs, with correspondingly high development costs. Simultaneously, these networks also face significant performance and management limitations. Just as commodity processors and disks now form the basis of computing and storage in the data center, we argue that there is an opportunity to leverage emerging high-speed commodity merchant switch silicon as the basis for a scalable, cost-effective, modular, and more manageable data center network fabric. This paper describes how to save cost and power by repackaging an entire data center network as a distributed multi-stage switch using a fat-tree topology and merchant silicon instead of proprietary ASICs. Compared to a fat tree of discrete packet switches, a 3,456-port 10 Gigabit Ethernet realization of our architecture costs 52% less, consumes 31% less power, occupies 84% less space, and reduces the number of long, cumbersome cables from 6,912 down to 96, relative to existing approaches.
ieeexplore.ieee.org
Showing the best result for this search. See all results